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Abstract—In recent years fused-multiply-add (FMA) units with
lower-precision multiplications and higher-precision accumula-
tion have proven useful in machine learning/artificial intelligence
applications, most notably in training deep neural networks due
to their extreme computational intensity. Compared to classical
IEEE-754 32 bit (FP32) and 64 bit (FP64) arithmetic, these
reduced precision arithmetic can naturally be sped up dispro-
portional to their shortened width. The common strategy of all
major hardware vendors is to aggressively further enhance their
performance disproportionately. One particular FMA operation
that multiplies two BF16 numbers while accumulating in FP32
has been found useful in deep learning, where BF16 is the 16-
bit floating point datatype with IEEE FP32 numerical range
but 8 significant bits of precision. In this paper, we examine
the use this FMA unit to implement higher-precision matrix
routines in terms of potential performance gain and implications
on accuracy. We demonstrate how a decomposition into multiple
smaller datatypes can be used to assemble a high-precision result,
leveraging the higher precision accumulation of the FMA unit.
We first demonstrate that computations of vector inner products
and by natural extension, matrix-matrix products can be achieved
by decomposing FP32 numbers in several BF16 numbers followed
by appropriate computations that can accommodate the dynamic
range and preserve accuracy compared to standard FP32 compu-
tations, while projecting up to 5.2ˆ speed-up. Furthermore, we
examine solution of linear equations formulated in the residual
form that allows for iterative refinement. We demonstrate that
the solution obtained to be comparable to those offered by FP64
under a large range of linear system condition numbers.
Index Terms—bfloat16, float16, mixed precision, combined
datatypes
I. INTRODUCTION
bfloat16 (BF16) is a new floating-point format [1] that is
gaining traction due to its ability to work well in machine
learning algorithms, in particular deep learning training. In
contrast to the IEEE754-standardized 16bit (FP16) variant,
BF16 does not compromise at all on range when being
compared to FP32. As a reminder, FP32 numbers have 8 bits of
exponent and 24 bits of mantissa (one implicit). BF16 cuts 16
bits from the 24-bit FP32 mantissa to create a 16-bit floating
point datatype. In contrast FP16, roughly halves the FP32
mantissa to 10 explicit bits and has to reduce the exponent
to 5 bits to fit the 16-bit datatype envelope.
Fig. 1: BF16 FMA unit as proposed in [2]. This unit is fully
compatible with IEEE FP32.
Although BF16 offers less precision than FP16, it is better
suited to support deep learning tasks. As shown in [3], FP16’s
range is not enough to accomplish deep learning training out-
of-the-box due to its limited range. BF16 does not suffer
from this issue and the limited precision actually helps to
generalize the learned weights in the neural net training task.
In other words, lower precision can be seen as offering a built-
in regularization property.
Additionally, the heart of deep learning is matrix multipli-
cation. That means computing inner products of vectors of
various length. Normally the dimensions of these vectors are
pretty long: several hundreds to tens of thousands. Therefore,
the community has settled on mixed-precision fused-multiply-
add (FMA) hardware units. E.g. NVIDIA announced their
FP16 input with FP32 output Tensorcores support in Volta
and Turing GPUs and Intel has recently published their BF16
hardware numeric definition for up-coming processors code-
named Cooper Lake [2]. NVIDIA did not publish the exact
hardware specification, whereas Intel’s BF16 FMA is depicted
in Fig. 1. The heart of this is a traditional FP32 FMA unit
which can deal with BF16 numbers that are interpreted as short
FP32 numbers. The key functionality is the FP32 accumulation
of the unit. This means that the 16bit product’s result is fullyc©2019 IEEE. Personal use of this material is permitted.
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preserved and accumulated with 24bit precision. Google’s
TPU also offers BF16 multiply with FP32 accumulate, but as
for NVIDIA’s Volta and Turing, the exact hardware definition
is not available.
When looking at the FP16/BF16 performance specs, we can
make one important observation: the number of floating point
operations per second (FLOPS) provided in these formats
are at least one order of magnitude higher than for FP32.
E.g. Volta offers more than 120 TFLOPS of FP16 compute
while only providing 15 TFLOPS of FP32 compute (both
FMA). This is due to much smaller multiplier and offering the
FLOPS only in form of matrix multiplication by implementing
a systolic array in hardware. BF16 is expected to be even better
in this respect as the mantissa is 30% shorter. Therefore one
pressing question is: can this high computational performance
be efficiently harvested for FP32 compute1.
There is a precedent in HPC research to exploit multiple
floating-point numbers combined together, often references as
single-single or double-double precision [4]. This does nothing
for the exponent bits, but if we consider two BF16s combined
together, that yields 8 bits of exponent and 16 bits of mantissa
total. And three BF16s would represent 8 bits of exponents
and 24 bits of mantissa total. The first observation one might
make is that this last case, a triplet of BF16s, is comparable to
FP32 as we have identical range and mantissa bits. Recently
such an idea was also employed for NVIDIA Tensorcores with
two FP16 numbers for FFT [5]. However more mechanics are
needed due to lower ranges of FP16 and only 22 bits total
mantissa (if counting the implicit bits.)
In this paper, we study the numerical properties, accuracy,
and performance ramifications of 3 (or 2) BF16 combined
together versus FP32. Despite a similar number of exponent
bits and mantissa bits, resulting algorithms will not be bitwise
identical to FP32 calculations. In some cases, it will be less
accurate. In some cases, it will be more accurate.
In our numeric studies, we consider the case of doing a dot
product of two vectors x and y. This is the basis of a matrix-
matrix multiply algorithm (GEMM), which in turn is the basis
for many computations in linear algebra, as GEMM is the core
routine behind the Level-3 BLAS [6] and much of LAPACK
[7].
Our paper makes following contributions:
‚ we discuss an accumulation error analysis for the dot-
product of two vectors represented as triplets of BF16
numbers. There are cases where multiplying two BF16s
might yield exact, or near exact, results. This means that
we often will have much greater accuracy than FP32
calculations.
‚ we consider the issue of “short-cuts” where we don’t con-
sider all the bits available to us. For instance, three BF16
splitting of FP32 number will require 9 multiplication
(all-to-all), but do we really need to consider lower-order
terms? The least significant bits should have a minimal
1Intel has only announced the numerics and instruction definitions so far
but not the actual FP32/BF16 performance ratio.
impact on the final result. We will show that a 6-produce
version achieves acceptable accuracy.
‚ we analyze common BLAS and LAPACK kernels,
namely SGEMM and SGETRF using our combined
datatype. We focus on matrices of both small and large
exponential range.
‚ we consider performance implications: asymptotically a
6-product version has six times as much work compared
to GEMM in FP32. Depending on the factor improvement
of BF16 GEMM over FP32 GEMM, a closer look at
the accuracy and performance ramifications is not only
interesting, but justified, potentially offering up to 5.2ˆ
speed-up.
‚ to complete our work, we also investigate how BF16
compares to FP16 when being used in one-sided de-
composition which are sped-up by iterative refinement.
Here we can conclude that in general case BF16 may
not be enough, but for diagonally-dominant matrices its
performance is comparable to FP16.
II. COMBINED LOWER PRECISION DATATYPES AND THEIR
APPLICATION TO BLAS AND LAPACK ROUTINES
This sections covers how we decompose FP32 numbers
into multiple BF16 numbers and derives error bounds for
dot-product computations using this type. We also discuss
how we can skip lower order terms while maintaining FP32
comparable accuracy.
A. Decomposition of a FP32 number into multiple BF16
numbers
We use the notation F32 and B16 to denote that set of reals
number representable in FP32 and BF16, respectively2. Lets
assume that a is a F32 number and it is stored into 3 B16: bp0q,
bp1q, and bp2q. pF32q and pB16q shall denote the conversion
operator to the respective type. We assign these values as
follows:
bp0q “pB16qa
bp1q “pB16qppF32qpa´ pF32qbp0qqq
bp2q “pB16qppF32qpa´ pF32qbp0q–pF32qbp1qqq
One can imagine that a is an approximation of pF32qbp0q `
pF32qbp1q`pF32qbp2q. Adding two triplets together has 3 times
the number of adds. Multiplying two triplets together has 9
times the number of multiplies, not to mention extra adds as
well, which are free when using FMA units.
B. Dot Product Notation
Given two vectors x,y P Rn both of which representable
exactly in IEEE single precision format, the goal is to com-
pute the inner product xTy. The reference is the standard
computation in FP32 using FMA, that is, one rounding error
2 It is convenient to treat things as real number and use the description that
the values are representable exactly in FP32 to say they are single precision
numbers
in each accumulation. What we want to explore is to use BF16
to compute the inner product. The basic idea is that each
FP32 representable value can be decomposed exactly into the
unevaluated sum of three BF16 representable numbers and
thus the inner product in question is expressible in 9 inner
products involving vectors of BF16 representable values.
Here is the basic set up:
x “ rx1, x2, . . . , xnsT P Fn32
y “ ry1, y2, . . . , ynsT P Fn32
xpiq “ rx1piq, x2piq, . . . , xnpiqsT P Bn16, i “ 0, 1, 2
ypiq “ ry1piq, y2piq, . . . , ynpiqsT P Bn16, i “ 0, 1, 2
z “ xTy, zˆ “ |x|T |y| “
nÿ
`“1
|x`y`|
zpi,jq “ xpiqTypjq, zˆpi,jq “
nÿ
`“1
|x`piqy`pjq|, 0 ď i, j ď 2
εf “ 2´24, εb “ 2´8
γf,k “ kεf
1´ kεf , γb,k “
kεb
1´ kεb
C. Basic Bounds on Single Precision
The standard computation in FP32 is as follows:
Z Ð 0
For ` “ 1, 2, . . . , n:
Z Ð FMApx`, y`, Zq
End
The error bound is standard in this case, namely
|Z ´ z| ď γf,nzˆ
That is, the absolute error is roughly n rounding errors times
the inner product with the absolute value of the vectors. So the
relative error with respect to z is roughly n rounding errors
if there is not much cancellation. Indeed, the ratio zˆ{|z| ě 1
is usually called the condition number in this case. So the
rest of the document tries to derive similar upper bounds on
the error when we use various summation procedure utilizing
FMA accumulation to first compute the zpi,jqs, followed by
summation.
D. Error Analysis for combined BF16 Datatypes
The following quantities are the relevant components, al-
though various specific inner product computation may use
only a subset of these quantities.
For each i, j, 0 ď i, j ď 2, we compute in FP32 precision
the nine partial inner products.
Zpi,jq Ð 0
For ` “ 1, 2, . . . , n:
Zpi,jq Ð FMApx`piq, y`pjq, Zpi,jqq
End
Add the partial products of “equal levels”. In FP32 arith-
metic do the following
Zp0q Ð Zp0,0q
Zp1q Ð Zp0,1q ` Zp1,0q
Zp2q Ð Zp0,2q ` pZp1,1q ` Zp2,0qq
Zp3q Ð Zp1,2q ` Zp2,1q
Zp4q Ð Zp2,2q
We use the lower case z to denote the corresponding exact
values. For example zp2q “ zp0,2q ` zp1,1q ` zp2,0q and
zp1,1q “ řn`“1 x`p1qy`p1q. A simple sum that offers close-to-
FP32 accuracy is to compute in FP32 arithmetic
Z2 Ð Zp0q ` pZp1q ` Zp2qq
A sum that might be able to offer higher accuracy than FP32
is to compute in FP32 arithmetic
Z3 Ð Zp0q ` pZp1q ` pZp2q ` Zp3qqq
E. General error bound on Z2
Recall that a recursive sum S, computed in FP32, of n items
whose exact sum is s satisfies |S ´ s| ď γf,nsˆ. Note also that
γf,m ` γf,n ď γf,n`m. Applying this we obtain
|Zpi,jq ´ zpi,jq| ď γf,nεi`jb zˆ
|Zpi,jq| ď p1` γf,nqεi`jb zˆ ď 1.01εi`jb zˆ
Similarly
|Zp0q ´ zp0q| ď γf,nzˆ
|Zp1q ´ pZp0,1q ` Zp1,0q| ď γf,1p|Zp0,1q| ` |Zp1,0q|q
ď 2.02γf,1εb
|Zp2q ´ pZp0,2q ` Zp1,1q ` Zp2,0qq| ď 3.03γf,2ε2b
Consequently, we have
2ÿ
i“0
|Zpiq ´ zpiq| ď pγf,n ` 2.02γf,1εf ` 3.03γf,2ε2bqzˆ
ď 1.01γf,nzˆ
We can now estimate |Z2 ´ z| which is the error we get in
computing the inner product using BF16 and gather only up
to the second order partial inner products. The error consist
of truncation error in ignoring a couple of the partial inner
products and also the rounding errors in computing Z2.
|Z2 ´ z| ď |Z2 ´ pzp0q ` zp1q ` zp2qq| ` |zp3q ` zp4q|
ď |Z2 ´ pzp0q ` zp1q ` zp2qq| ` 1.01ε3b zˆ
ď |Z2 ´ pZp0q ` Zp1q ` Zp2qq|
`
2ÿ
i“0
|Zpiq ´ zpiq| ` 1.01ε3b zˆ
ď γf,2
2ÿ
i“0
|Zpiq| ` 1.01γf,nzˆ ` 1.01ε3b zˆ
ď 1.01pγf,n`2 ` ε3f qzˆ.
The above shows that in general the worst case bound on
using BF16 is slightly worse than using FP32. This cannot
be corrected by using more terms as the factor γf,n`1 is
dominant, slightly worse than γf,n. There is a special case,
however, in which Z2 can be significantly more accurate. This
is the situation when Zp0q “ zp0q. That is, the computation
of
řn
`“1 x`p0qy`p0q is exact, This is quite possible as each
product x`p0qy`p0q only has at most 16 significant bits and
that we are accumulating into an FP32 number, which holds
24 significant bits. The exact sum’s magnitude is clearly less
than nmax` |x`p0qy`p0q|. As long as the least significant bit
position of min` |x`p0qy`p0q| is not farther than 23 bits away,
the sum will be exact. A mathematical relationship that implies
this situation is
rlog2p1.01 max
`
|x`y`|qs´ 23 ď rlog2p0.99 min
`
|x`y`|qs´ 15
If this holds, we have Zp0q ´ zp0q “ 0 and the previous error
bound reduces to
|Z2 ´ z| ď 1.01 pγf,2 ` ε3bqzˆ ď 1.01 γf,3zˆ
F. Worse Case Error for combined BF16 Datatypes
The worst error that can occur with this method is when
the original FP32 number, a, is very close to zero, that is
contains a large negative exponent near the exponent boundary
of FP32 (like -126, since -127 is reserved for denormals). What
happens then is the conversion from FP32 to BF16 for the first
number will be alright (bp0q “ pB16qa), but the second BF16
number bp1q will be with an exponent shifted left by 8, and
the third BF16 number bp2q will be with an exponent shifted
left by 16. In which case, bp1q “ bp2q “ 0.0. Let’s assume that
a has many nonzero bits in the mantissa, but all but one of
them are in positions 0-15. If that’s the case, then all those
bits will be lost when we determine bp1q “ np2q “ 0.0.
The error in this case is the worst because a and bp0q will
only have 8 mantissa bits in common, and so any product that
uses a might only have 2-3 digits of accuracy and the rest of
the product will be off. Again, this is the worst case scenario
and only seems to happen when the exponents are large and
negative. As long as the exponent of a is at least no smaller
than -110, then we can form bp1q and bp2q within the FP32
threshold. So a ”bad” number to try with this method would
probably have a small value in exponent bit fields 30-23 (like
00000001), so that the exponent bias pushes this to an extreme
negative number, and perhaps a 1 in the bit field 16, and zeros
in 22-17, and then bits 0-15 are all 1s, like « 1.1939 ¨ 10´38.
For this reason, routines in LAPACK like DLATRS which
depend on scaling and shifting triangular matrices to prevent
denormals often keep track of the magnitude of numbers,
avoiding the biggest and smallest by scaling the data. They
typically use constants close to the exponent range. To fully
make use of such a routine, it’d be wise to use a pretend range
of r´110, 127s.
G. Possible Shortcuts when using three-way and two-way
BF16 combined Datatypes
Following the previous general error analysis of Sec. II-E,
we can now have a more detailed look on saving operations.
Because the number of significant bits of BF16 are 8, we
expect that |ap1q| ă“ 2´8|ap0q| and |ap2q| ă“ 2´16|ap0q|.
While we won’t know in general how the a-terms compare
with the b-terms, we do know this puts these terms into five
separate bins with ap0q ¨ bp0q as our primary, most significant
term and in its own bin. The other four bins are:
|ap0q ¨ bp1q|, |ap1q ¨ bp0q| ď2´8|ap0q ¨ bp0q|
|ap1q ¨ bp1q|, |ap0q ¨ bp2q|, |ap2q ¨ bp0q| ď2´16|ap0q ¨ bp0q|
|ap1q ¨ bp2q|, |ap2q ¨ bp1q| ď2´24|ap0q ¨ bp0q|
|ap2q ¨ bp2q| ď2´32|ap0q ¨ bp0q|
Let’s define E “ ap1q¨bp2q`ap2q¨bp1q`ap2q¨bp2q. This E term is
the difference between computing our triplet with 6 multiplies
with only the most significant bins, and 9 multiplies with all
bins. The first observation is while |ap1q| ă“ |ap0q|{256, in
which case equality can and does sometimes happen, it is usu-
ally a smaller term. But first, plugging in this observation into
the above equation for E simplifies to E ď |c˚ap0qbp0q| ¨2´23
where c=513{512.
We start by making our bounds on |ap0q| and |bp0q| more
rigorous. If we assume that exponents are larger than ´110
(see the previous section for why), and the numbers are
uniformly distributed in a given range, we can show that
the expected average value of |ap1q| « |ap0q{768|. Note that
d ˚ |ap0q| ă |ap1q| for some d. In particular, d is in p2´9, 2´8q
with probability 1/2 if we assume a uniformly distributed
range of data (we assume that the relevant bit can either be
0 or 1 if the data is uniformly distributed.) If the relevant
bit isn’t helpful here, we can assume the next relevant bit
will be and d will lie in p2´10, 2´9q with probability 1/4.
And d will lie in p2´11, 2´10q with probability 1/8. Also note
that the mantissa of |apiq| is uniformly in r1, 2q, so we can
cut our averages by a factor of 2. In particular, we have a
series 2 ¨ p 12 ` 14 12 ` 18 14 ` ¨ ¨ ¨ q “ 13 , so in fact, on average,|ap1q| « |ap0q{768|. We can do a similar analysis and show
that |ap2q| « |ap0q{7682|.
Now we see that, on average, |E| « |ap0qbp0q| ¨ c where
c « 4.412e ´ 9. So while in the worst case some of these
3 extra terms might be important, on the average they don’t
matter.
This suggests some immediate short-cuts as well as or-
dering. That is, the terms should be added in the reverse
order, so that the smallest terms come first. One can’t take
the time to test whether |ap0q ¨ bp1q| ă“ |ap1q ¨ bp0q| but we do
know that terms in the separate bins have the above relation.
We also know that since three BF16s can only keep track
of 24 implicit bits, it might not be worthwhile to compute
the terms in the last two bins, saving some work. That
doesn’t mean it won’t be worthwhile, however. For instance,
consider a case like x=0.57892173110418099213 and y=-
7447.6596637651937272. Because y is so much larger than
x, the |ap1q ¨ bp2q| is significant even though it’s in the 2´24
bin. And in this case, it’s necessary to compute that product
if we want the BF16x3 error to be less than the real*8 error,
which means computing at least 7 products instead of just
6. Nevertheless, if we assume that the terms are equal in
magnitude, one might expect the values each bin to be roughly
equal, and then all things considered, the last two bins are not
necessary. That is, if the input values are close enough, one
can mimic single precision accuracy just by first adding the
terms in the 2´16 bin, then the terms in the 2´8 bin, and finally
add that result to our most significant term ap0q ¨ bp0q.
The same idea can be applied if we wish to use a pair
of BF16s instead of a triplet. Namely, we can skip all three
terms in the 2´16 bin. But again, this is only when we assume
that the all these terms are relatively the same in magnitude.
There’s no precise way to know in advance that skipping
terms won’t be marginally bad. All we can know is that terms
satisfy the above equations, to we have an handle on the worse
potential error that could arrive.
This suggests that if have a single BF16, we need to do a
single multiply: ap0q ¨ bp0q. If we have two BF16s, we need to
do two additional multiplications (or three total) with the two
products in the 2´8 bin. If we have three BF16s, we need to
do another three additional multiplications (or six total) with
the three products in the 2´16 bin. In all cases, the bins should
be added from smallest to largest. This is summarized in the
following table.
Number of BF16s Number of Implicit Multiplies
1 1
2 3
3 6
Another potential short-cut we’ve explored is assuming the
two numbers have a different number of splits. That is, suppose
we multiply pap0q, ap1qq ˆ pbp0q, bp1q, bp2qq. To get maximum
accuracy, one might expect to do five multiplies, taking only
the ap1q, ap1q and ap0q, ap2q terms from the 2´16 bin. However,
we really need to assume that ap1q “ 0 and dropping this
term is okay, because neither of those two terms we in use in
the 2´16 bin will be sufficient to approximate FP32 accuracy
otherwise.
Note, all of these combinations open up an avenue for novel
performance optimization techniques in numeric applications,
in particular dense linear algebra. For both operands, often
matrices A and B we can now employ different decomposi-
tions into lower precision datatypes to fulfill the application’s
need for accuracy and balance it with execution speed.
III. SPEEDING UP ONE-SIDED SOLVERS WITH
LOW-PRECISION DATATYPES USING RESIDUAL
FORMULATION
Mixed precision high performance computing is showing up
more and more [8].
One key benefit in this paper is the combining of low-
precision data types in order to get higher precision. But
there’s another benefit, and it’s historically what most people
think of first with regard to lower precision, because it’s what
has been known about for years. Namely, for some problems
that contain an obvious residual equation, one can first solve
the problem in lower precision, and hopefully faster, and then
iteratively refine on higher precision. If it works, and it may
not, the final answer will be just as accurate as if higher
precision had been used the entire time. And if the bulk of the
operations are in lower precision, hopefully the computation
will also run faster.
This is most commonly done when solving a system of
equations [9], like Ax “ b using Gaussian Elimination in a
LU factorization. It’s a common thread in numerical analysis
to first solve the problem in lower precision, then compute
the residual in higher precision, r “ A ˚ x ´ b, and use the
results from the lower precision solver to solve the updated
system Ay “ r (just use the LU factorization, but do the
solve in a higher precision like FP64 as well), and then
update x with x ` y. Only the cubic work of the initial LU
factorization should be done in the lower precision: all the
other steps, which are all quadratic instead of cubic, should be
done in the higher precision. Asymptotically, the cubic lower-
precision work should dominate the time, but the accuracy (if
the technique works) should approach FP64. This method is
called Iterative Refinement on LU , and tends to break down
when the matrix condition number is large compared to the
machine epsilon of the LU work. That is, for a fixed matrix
condition range, the method will tend to work more often for
FP32 than FP16, and more often for FP16 than BF16.
In some cases, researchers have found that combining
Iterative Refinement with an Iterative Solver like GMRES
[10][11] is also beneficial, especially when the base precision
is very low because the odds are that the matrix may have too
high a condition number to work otherwise.
IV. EXPERIMENTAL RESULTS
A. SGEMM and SGETRF using combined BF16 Datatypes
We did a complete GEMM (GEneral Matrix-matrix Multi-
ply) implementation which starts with FP32 data and behind
the scenes converts it into one to three bfloat16 matrices and
then does one to nine products with these matrices and adds it
all up again. We also experimented with iterative refinement
for LU, comparing FP32, with FP16 and bfloat16.
For our GEMM testing, we wanted to test three different use
cases. First, just the simple case where the exponent range is
small because all the numbers are within a close range (like
[-1,1].) Second, where the exponent range is huge because the
exponents are randomly chosen bits as well as the mantissa
bits- in this case, we want numbers arbitrarily close to zero
or arbitrarily close to Inf or -Inf. Third, a more ”medium”
case, where we assign the exponent range to be a Gaussian
distribution so that the exponents can sometimes be large,
but most of the time they are small and reasonable, so we
see a case where the exponents can vary, just not likely. Our
theoretical understanding suggests that the small range case
should do best for BF16s, and that some of the cases where
the range is large shouldn’t go as well as it did in single
precision. This is precisely what we find.
Figure 2 computes the ”baseline” result via DGEMM
(real*8 GEMM), and computes the relative error of that versus
four different methods: using a pair of BF16s and three
products, using Intel Math Kernel Library’s (Intel MKL [12])
SGEMM which is a FP32 general matrix-matrix multiply,
using a triplet of BF16s and six products and adding those
results together in FP32, and the same as the last but adding
the final results together in FP64. Unlike the next experiment,
this was only for a narrow range of data [-1,1]. The results
are as we expected, and the order of accuracy was the order
stated here.
Figure 3 computes the ”baseline” result using FP64
DGEMM (real*8 GEMM), and computes the relative error
of that versus either SGEMM or a triplet of BF16s done
with six products. We only show the relative error because
we have used special generation to uniformly create arbitrary
exponents, so the absolute errors were sometimes huge (over
1020.) With this wide range of exponents, SGEMM actually
did better (marginally) over the BF16s, but it’s still very
comparable.
Figure 3 exaggerates the variance, and looking closely at the
vertical axis, one sees that both methods are nearly identical
even when the exponent range of the data is huge.
Finally, our last GEMM case study is when the exponents
have a Gaussian distribution instead of a Uniform distribution.
In this case, the exponent bits were set via calling the Vector
Statistical Library with ”VSL RNG METHOD GAUSSIAN
BOXMULLER”) in Intel MKL[12]. So the exponents could
be wide, but statistically that was unlikely, to give us more of
a medium range exponent distribution as opposed to the last
two examples. Again, the SGEMM and BF16 results were
separately compared against DGEMM’s answer like the other
two cases. Figure 4 contains these results. In Figure 4, we
see that this technique appears on average worse than SGEMM
results, however the gap seems to be smaller than the wide-
range case in Figure 3.
The next curve in Figure 5 was one doing an entire FP32
LU decomposition (Gaussian Elimination), in one case using
SGETRF ([10]) from Intel(R) MKL (which is based on FP32
GEMM) and in the other case using a SGETRF based on
triplets of BF16s and six products. Because this curve shows
both small range data and large range data, we simply things
just by showing the ratio of the relative errors. In every case,
the triplet of BF16s was more accurate. The comparison points
were results from DGETRF on the same input data.
B. Iterative Refinement
For iterative refinement on solutions to Ax “ b with LU,
using lower precision tends to work only for well-conditioned
matrices, where the lower the precision, the more stringent
conditioning is needed.
We ran 100 tests for unsymmetric dense matrices of order
50, setting the condition number and using a residual tolerance
of condpAq˚eps. When the condition number grows, it appears
that using a single bfloat16 (as opposed to the triplet discussed
elsewhere) instead of FP32 gets more and more risky.
Precision Condition # % Converged Ave. iterations
FP32 10 100 3.47
BF16 10 45 39.3556
FP16 10 90 16.2667
FP32 100 100 2.67
BF16 100 32 41.125
FP16 100 91 16.989
FP32 1000 100 2.49
BF16 1000 29 47.0345
FP16 1000 89 19.4831
FP32 10000 100 2.39
BF16 10000 21 48.4286
FP16 10000 91 13.5604
For row and column diagonally dominant unsymmetric
matrices trying to solve Ax “ b, one can also apply GMRES
instead of iterative refinement, and use the LU decomposition
in the lower precision from the last table as a pre-conditioner.
We used the same tolerance as before and again 100 tests,
but this time varied the sizes n of the matrices instead of the
condition number.
Precision n % Converged Ave. iterations
FP32 10 100 2.0
BF16 10 100 6.59
FP16 10 100 4.24
FP32 50 100 2.0
BF16 50 100 7.0
FP16 50 100 5.0
FP32 100 100 2.0
BF16 100 100 7.0
FP16 100 100 5.0
We see that if the matrix is diagonally dominant, then using
GMRES with the LU as a pre-conditioner allows for faster
convergence and the method is more reliable.
V. PERFORMANCE RAMIFICATIONS
We can only estimate performance at this early stage or
rely on data reported on NVIDIA hardware with FP16 inputs,
but not BF16 as bare-metal programmable BF16 hardware is
not yet available. Timing is broken down into three parts: the
conversion of data into BF16 parts (which has N2 complexity
for SGEMM), the products involved in the computation (which
has N3 complexity for SGEMM), and the final additions in
the end to get the final answer (which are free as we assume
FMA hardware and we chain the products). While we studied
the accuracy of the SGEMM and SGETRF, the target goal is
accelerating mainly all compute bound dense linear algebra
functions in BLAS and LAPACK. Therefore, the aforemen-
tioned complexities are always true and we can assume that
the splitting can be hidden behind the computations on modern
out-of-order/threaded hardware. That means the middle step,
the low precision partial matrix multiplications will dominate.
We know today that NVIDIA Volta has 10x more FLOPS
in FP16 and it would be even higher with BF16. The area of
FP-FMA is dominated by the multiplier as it roughly grows
squared with mantissa size (and therefore also consumes a
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Fig. 5: SGETRF vs BFLOAT16x3 6 LU Decomposition: Element errors average improvement over a 100 runs for N ˆ N
square matrices with an extremely large range r´1.010, 1.010s and matrices with a small range r´1.0, 1.0s
lot of power). That means this area can be approximated for
FP32 as 242 “ 576 area-units where as BF16 requires only
82 “ 64 area-units. So BF16 is roughly 10ˆ smaller using
this first order approximation. Additionally, machine learning
pushes the hardware vendors to implement dataflow engines
(e.g. NVIDIA’s Tensorcores or Google’s TPU), also know as
systolic arrays, for efficient matrix computations with dense
FLOPS. Therefore we can see that 8-32ˆ more FLOPS than
the classic FP32 FLOPS within the same silicon area are
possible for the right matrix computations.
The presented approached matches FP32 accuracy for im-
portant dense linear algebra routines with 6ˆ more low-
precision computations. This now opens a wide range of
optimization opportunities for hardware vendors. First FP32-
like dense linear algebra computation can be several times
faster (when splitting can be hidden):
BF16 density over FP32 projected Speed-Up over FP32
8 ď 1.3 “ 8{6
16 ď 2.7 “ 16{6
32 ď 5.2 “ 32{6
The performance results in [5] show that the assumptions
made here are correct. Similar Speed-Ups are also possible
in iterative refinement scenarios [10].
Apart from having faster “FP32” on general purpose hard-
ware such as CPUs and/or GPUs, it also means that deep
learning optimized hardware, such as Google’s TPU could be
efficiently used for classic HPC which only requires FP32.
Only the support for splitting a FP32 number into multiple
BF16 needs to be provided. There is no need for native
FP32 FMA units, a mixed precision BF16-FP32 FMA unit
is sufficient. People have been proposing using mixed pre-
cision to refine other problems like eigenvalue problems for
years such as in [13]. More recently, there has been success
with FP32 Eigenvalue solvers which are compute intensive
and are the bottleneck in quantum chemistry problems[14].
These applications consume a huge fraction of large super-
computers. Using the presented approach, we can use BF16
hardware without FP32 support for computation with single
precision comparable accuracy.
VI. CONCLUSIONS
Lower precision units like BF16 and FP16 are starting to
appear with accelerated performance due to machine learning
pushes. Normally, FP32 is twice as fast as FP64, but a smaller
precision may widen that performance gap. This means more
scientists will wish to exploit the faster calculations. We expect
BF16/FP16 systolic arrays to provide 8-32ˆ more compute
potential than a classic FP32 vector compute engine.
Multiple combined BF16 have comparable accuracy (possi-
bly better) when compared to FP32 and if a matrix-multiply
can be implemented fast in terms of BF16, then it can be faster
alternative to FP32’s matrix-multiply (SGEMM) as well. We
have shown a line of sight to up to 5.2ˆ faster dense linear
algebra computations. Furthermore, nearly every processor is
designed with FP32 these days, but this opens the door to an
alternative; namely, if the processor has a fast BF16 or FP16
unit already, it may be able to emulate a lot of FP32 work,
without providing extra FP32 FMA hardware. This alternative
is beneficial for deep learning optimized hardware.
Mixed precision computation such as iterative refinement
is a surging area of research because scientists will want to
exploit a much faster lower precision. If the bulk of the work
can be done faster, then perhaps the overall problem can be
done faster.
In general, people used to think “less precision per element”
means less overall accuracy. This paper shows that folly
in that thinking. Not only can, in some cases, a smaller
precision unit be combined to achieve higher accuracy, but
also refinement techniques can be developed that ultimately
converge to higher accuracy. Since these lower precision units
allow for much denser packing on silicon, classic higher
precision compute units can be outperformed performance-
wise while still delivering high precision numeric results.
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